Modeling And Characterization Of Cmos Logic Gates Under Large Signal Rf Injection